RAMBUS DEVELOPS CLOCKING TECHNOLOGY FOR POWER REDUCTION IN HIGH-SPEED INTERFACES

Thank you for using rssforward.com! This service has been made possible by all our customers. In order to provide a sustainable, best of the breed RSS to Email experience, we've chosen to keep this as a paid subscription service. If you are satisfied with your free trial, please sign-up today. Subscriptions without a plan would soon be removed. Thank you!

Rambus Creates Power Saving Techniques for Memory, High-Speed Interfaces

 

Rambus, a engineer of assorted mental recall and- interface technologies, has voiced a growth of a quick power-on, low-power clocking record that can capacitate a total new- category of mental recall devices. The new- record enables 5Gb/s+ interpretation send speeds with minimal appetite consumption.

 

 

"Through this work, we've dramatically marked down complement complexity and- have saved estimable appetite whilst augmenting opening to some-more than 5Gb/s per differential link. When incorporated in to an SoC-to-memory interface, or SoC-to-SoC link, this growth can significantly revoke a mental recall complement appetite and- time-to-first access, pushing us closer to a prophesy of appetite proportionate computing," pronounced Jared Zerbe, technical executive during Rambus.

 

Implemented in a 40nm low-power CMOS process, this record is able of transitioning from a zero-power resting state to a 5Gb/s+ interpretation send rate in 5ns whilst achieving active appetite of customarily 2.4mW/Gb/s.

 

In sequence to urge a appetite potency of servers and- mobile systems, complement designers have been ceaselessly seeking for ways to revoke a appetite compulsory by a mental recall subsystem. Memories typically use-d in today's server applications have been challenged to cycle in and- out of a lowest appetite handling state rapidly. In mobile systems, that await a far-reaching operation of appetite modes, low appetite operation is customarily achieved by use- of formidable appetite state circuits. With this approach, grown by Rambus Labs, a feed-forward pattern is use-d to grasp intensely quick turn-on and- turn-off, simplifying a complement pattern and- significantly shortening a altogether complement appetite requirements.

Patrick 18 Jun, 2011

--
Source: http://www.digdod.com/rambus-develops-clocking-technology-for-power-reduction-in-high-speed-interfaces-1034042.html
~
Manage subscription | Powered by rssforward.com